"multi-nm multi-layer tantalum stack protective barriers/ liners for sub-20nm copper interconnect wires consume too much conductive area, degrading processing speed/ chip reliability... overcome using this monolayer preventing copper atoms from migrating into surrounding insulators while facilitating smooth, low-resistance metallic connection... staggered, labyrinth-like internal crystal grain orientation... 350°C atomic layer deposition across full wafers ensures compatibility with existing CMOS fabrication lines"
Comments
Post a Comment